A generalized modular redundancy scheme for enhancing fault tolerance of combinational circuits
نویسندگان
چکیده
0026-2714/$ see front matter 2013 Elsevier Ltd. All rights reserved. http://dx.doi.org/10.1016/j.microrel.2013.09.002 ⇑ Corresponding author at: Department of Computer Engineering, King Fahd University of Petroleum & Minerals, Dhahran, Saudi Arabia. Tel.: +966 569077842. E-mail addresses: [email protected] (A.H. El-Maleh), foughali@kfupm. edu.sa (F.C. Oughali). Aiman H. El-Maleh , Feras Chikh Oughali a,b,⇑
منابع مشابه
Improving the Fault Tolerance of a Computer System with Space-Time Triple Modular Redundancy
Triple Modular Redundancy is widely used in dependable systems design to ensure high reliability against soft errors. Conventional TMR is effective in protecting sequential circuits but can’t mask soft errors in combinational circuits. A new redundancy technique called the Space-Time Triple Modular Redundancy is presented in this paper, which improves the soft error tolerance of the combination...
متن کاملBlack Box Model based Self Healing Solution for Stuck at Faults in Digital Circuits
Received Jun 3, 2016 Revised Jun 12, 2017 Accepted Sep 11, 2017 The paper proposes a design strategy to retain the true nature of the output in the event of occurrence of stuck at faults at the interconnect levels of digital circuits. The procedure endeavours to design a combinational architecture which includes attributes to identify stuck at faults present in the intermediate lines and involv...
متن کاملA Fault Detection Method for Combinational Circuits
As transistors become increasingly smaller and faster and noise margins become tighter, circuits and chip specially microprocessors tend to become more vulnerable to permanent and transient hardware faults. Most microprocessor designers focus on protecting memory elements among other parts of microprocessors against hardware faults through adding redundant error-correcting bits such as parity b...
متن کاملAutomated Redesign with the General Redesign Engine
Given a system design (SD), a key task is to optimize this design to reduce the probability of catastrophic failures. We consider the task of redesigning an SD to minimize the probability of particular faults by introducing components selected from a component library. We have implemented a General Redesign Engine (GRE), which uses model-based reasoning techniques and Boolean functional synthes...
متن کاملA New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems
This article may be used for research, teaching and private study purposes. Any substantial or systematic reproduction, redistribution , reselling , loan or sub-licensing, systematic supply or distribution in any form to anyone is expressly forbidden. This paper presents a new hybrid fault-tolerant architecture for robustness improvement of digital CMOS circuits and systems. It targets all kind...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microelectronics Reliability
دوره 54 شماره
صفحات -
تاریخ انتشار 2014